基于MIPS指令集的单周期CPU设计.zip
大小:114.98KB
价格:38积分
下载量:0
评分:
5.0
上传者:yu_2058
更新日期:2025-09-22
（verilog）基于MIPS指令集的单周期CPU设计
资源文件列表(大概)
文件名
大小
rtl/ALU.v
651B
rtl/ALUCtrl.v
752B
rtl/ControlUnit.v
2.57KB
rtl/DataMeM.v
454B
rtl/InstMeM.v
1.52KB
rtl/muxAluSrc.v
203B
rtl/muxMemtoReg.v
270B
rtl/muxPCSrc.v
254B
rtl/muxRegDst.v
259B
rtl/PC.v
347B
rtl/PC_ADD_ADD.v
199B
rtl/PC_Add4.v
132B
rtl/Register_Files.v
710B
rtl/sign_ex.v
177B
rtl/single_cpu_top.v
2.99KB
sim/cpu_tb.v
703B
vivado_project/project_cpu/
-
vivado_project/project_cpu/cpu_tb_behav.wcfg
2.22KB
vivado_project/project_cpu/project_cpu.cache/
-
vivado_project/project_cpu/project_cpu.cache/compile_simlib/
-
vivado_project/project_cpu/project_cpu.cache/compile_simlib/activehdl/
-
vivado_project/project_cpu/project_cpu.cache/compile_simlib/modelsim/
-
vivado_project/project_cpu/project_cpu.cache/compile_simlib/questa/
-
vivado_project/project_cpu/project_cpu.cache/compile_simlib/riviera/
-
vivado_project/project_cpu/project_cpu.cache/compile_simlib/vcs/
-
vivado_project/project_cpu/project_cpu.cache/compile_simlib/xcelium/
-
vivado_project/project_cpu/project_cpu.cache/sim/
-
vivado_project/project_cpu/project_cpu.cache/sim/ssm.db
538B
vivado_project/project_cpu/project_cpu.cache/wt/
-
vivado_project/project_cpu/project_cpu.cache/wt/project.wpc
61B
vivado_project/project_cpu/project_cpu.cache/wt/synthesis.wdf
6.15KB
vivado_project/project_cpu/project_cpu.cache/wt/xsim.wdf
239B
vivado_project/project_cpu/project_cpu.hw/
-
vivado_project/project_cpu/project_cpu.hw/project_cpu.lpr
290B
vivado_project/project_cpu/project_cpu.ip_user_files/
-
vivado_project/project_cpu/project_cpu.ip_user_files/README.txt
130B
vivado_project/project_cpu/project_cpu.sim/
-
vivado_project/project_cpu/project_cpu.sim/sim_1/
-
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/
-
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/
-
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/compile.bat
876B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/cpu_tb.tcl
460B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/cpu_tb_behav.wdb
30.51KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/cpu_tb_vlog.prj
790B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/elaborate.bat
1.06KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/elaborate.log
6.37KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/glbl.v
1.72KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/simulate.bat
916B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/simulate.log
25B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xelab.pb
10.72KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/
-
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/
-
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/Compile_Options.txt
206B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/obj/
-
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/obj/xsim_0.win64.obj
34.27KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/obj/xsim_1.c
9.72KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/obj/xsim_1.win64.obj
6.01KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/TempBreakPointFile.txt
29B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsim.dbg
25.23KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsim.mem
5.96KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsim.reloc
3.7KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsim.rlx
723B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsim.rtti
323B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsim.svtype
93B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsim.type
24B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsim.xdbg
52.62KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsimcrash.log
-
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsimk.exe
88.03KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsimkernel.log
317B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/xsimSettings.ini
1.4KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/
-
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@a@l@u.sdb
1.58KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@a@l@u@ctrl.sdb
1.4KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@control@unit.sdb
3.8KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@data@me@m.sdb
1.61KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@inst@me@m.sdb
3.5KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@p@c.sdb
910B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@p@c_@a@d@d_@a@d@d.sdb
656B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@p@c_@add4.sdb
553B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/@register_@files.sdb
2.08KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/cpu_tb.sdb
1.83KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/glbl.sdb
4.42KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/mux@alu@src.sdb
718B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/mux@memto@reg.sdb
722B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/mux@p@c@src.sdb
714B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/mux@reg@dst.sdb
720B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/sign_ex.sdb
647B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/single_cpu_top.sdb
6.43KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/xil_defaultlib.rlx
2.22KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.ini
40B
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xvlog.log
2.62KB
vivado_project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xvlog.pb
4.85KB
vivado_project/project_cpu/project_cpu.xpr
14.78KB
资源内容介绍
相关代码及Vivado项目工程文件用户评论 (0)
发表评论
相关资源
qt vscode cmake 最简工程
qt vscode cmake 最简工程
1.07MB39积分
化学/环境学-线性拟合/零级反应动力学拟合/一级反应动力学拟合/二级反应动力学拟合/三级反应动力学拟合软件
在进行实验的过程中，常常遇到做出一组数据却不知其效果的困扰，如做出标准曲线却不知其拟合优度。一般需用电脑的专业软件进行拟合，如Origin、MATLAB等，但存在操作步骤复杂，软件需付费等问题。基于上述情况，针对线性拟合（linear fitting）和零级反应动力学拟合（zero-order reaction kinetics fitting）、一级反应动力学拟合（first-order reaction kinetics fitting）、二级反应动力学拟合（second-order reaction kinetics fitting）、三级反应动力学拟合（third-order reaction kinetics fitting）等特殊拟合场景，开发了一个软件，其优势有：a.使用BSD许可证，即允许免费使用、修改和分发；b.支持手机（Android系统）和电脑（Windows系统）双平台使用，便于在实验现场检验实验效果；c.软件界面均采用中文。
33.26MB22积分
QT中使用图标字体，示例
QT中使用图标字体，示例
3.33MB10积分
代码脚本文件+数据集#Datawhale AI夏令营
代码脚本文件+数据集#Datawhale AI夏令营
3.21MB20积分