verilog-format-master.zip
大小:378.12KB
价格:11积分
下载量:0
评分:
5.0
上传者:qq_34022877
更新日期:2025-09-22
verilog-format的配置文件
资源文件列表(大概)
文件名
大小
verilog-format-master/
-
verilog-format-master/.gitignore
22B
verilog-format-master/README.md
4.81KB
verilog-format-master/bin/
-
verilog-format-master/bin/verilog-format-LINUX.zip
128.26KB
verilog-format-master/bin/verilog-format-WIN.zip
138.44KB
verilog-format-master/build-dist
347B
verilog-format-master/images/
-
verilog-format-master/images/verilog-format.gif
59.16KB
verilog-format-master/launch-linux/
-
verilog-format-master/launch-linux/build-dist
54B
verilog-format-master/launch-linux/verilog-format
154B
verilog-format-master/pom.xml
4.32KB
verilog-format-master/src/
-
verilog-format-master/src/main/
-
verilog-format-master/src/main/java/
-
verilog-format-master/src/main/java/net/
-
verilog-format-master/src/main/java/net/ericsonj/
-
verilog-format-master/src/main/java/net/ericsonj/commonscli/
-
verilog-format-master/src/main/java/net/ericsonj/commonscli/CommonsCLI.java
2.77KB
verilog-format-master/src/main/java/net/ericsonj/commonscli/ConsoleApplication.java
1.89KB
verilog-format-master/src/main/java/net/ericsonj/util/
-
verilog-format-master/src/main/java/net/ericsonj/util/StringHelper.java
833B
verilog-format-master/src/main/java/net/ericsonj/verilog/
-
verilog-format-master/src/main/java/net/ericsonj/verilog/FileFormat.java
3.5KB
verilog-format-master/src/main/java/net/ericsonj/verilog/FormatSetting.java
1.56KB
verilog-format-master/src/main/java/net/ericsonj/verilog/Global.java
214B
verilog-format-master/src/main/java/net/ericsonj/verilog/IndentationStyle.java
2.53KB
verilog-format-master/src/main/java/net/ericsonj/verilog/LineIndentable.java
801B
verilog-format-master/src/main/java/net/ericsonj/verilog/StatementState.java
564B
verilog-format-master/src/main/java/net/ericsonj/verilog/StyleImp.java
231B
verilog-format-master/src/main/java/net/ericsonj/verilog/VerilogBlock.java
2.24KB
verilog-format-master/src/main/java/net/ericsonj/verilog/VerilogFile.java
2.01KB
verilog-format-master/src/main/java/net/ericsonj/verilog/VerilogFormat.java
4.6KB
verilog-format-master/src/main/java/net/ericsonj/verilog/VerilogHelper.java
4.44KB
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/
-
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/AbstractLineDecoration.java
1.4KB
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/AbstractModuleAlign.java
2.67KB
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/AlignBlockingAssignments.java
566B
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/AlignConsecutive.java
5.27KB
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/AlignLineComment.java
537B
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/AlignNoBlockingAssignments.java
568B
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/ModuleAlign.java
11.35KB
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/ModuleInstantiation.java
1.21KB
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/SpacesBeforeIfStatement.java
931B
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/SpacesBlockingAssignment.java
832B
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/SpacesInParentheses.java
785B
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/SpacesInSquareBrackets.java
805B
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/SpacesNoBlockingAssignment.java
713B
verilog-format-master/src/main/java/net/ericsonj/verilog/decorations/SpacesTrailingComment.java
1.67KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/
-
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/AbstractStatement.java
1.12KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/Always.java
3.63KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/AlwaysState.java
569B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/BlockComment.java
1.56KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/BlockCommentState.java
596B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/Case.java
3.39KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/CaseState.java
511B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/For.java
4.35KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/ForState.java
877B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/Forever.java
4.45KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/ForeverState.java
893B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/Function.java
3.13KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/FunctionState.java
523B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/If.java
12.9KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/IfState.java
864B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/Initial.java
4.46KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/InitialState.java
896B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/Module.java
2.39KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/ModuleState.java
562B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/Repeat.java
4.44KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/RepeatState.java
889B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/Task.java
3.03KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/TaskState.java
511B
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/While.java
4.41KB
verilog-format-master/src/main/java/net/ericsonj/verilog/statements/WhileState.java
885B
verilog-format-master/verilog/
-
verilog-format-master/verilog/.verilog-format.properties
231B
verilog-format-master/verilog/fsmtx.v
5.62KB
verilog-format-master/verilog/genrom.v
1.14KB
资源内容介绍
verilog-format的配置文件用户评论 (0)
发表评论
相关资源
SQLite Expert Pro 5.2.0 官方最新注册破解版
该版本为2017年9月18号发布的最新版本MD5: A06D988F40D2278B549A19885AD9BEE4破解方式:安装打开软件 Help - register - 选择license4.key - 点击register
41.63MB49积分
charting_library-master.zip
TradingView,一个绘图插件,主要用来绘制K线图,折线图,复杂强大,可能是目前最专业的交易市场绘图软件
2.09MB20积分
C# Gif屏幕录制工具
/* * 名称:GIF屏幕录制demo * 作者:Crystal_lz * 时间:2016-03-18 * 博客:var.la,clzf.co(最近关闭) * 简介:本来代码想全部自己写的 找了关于gif文件格式的资料还有lzw压缩算法 * 可是发现这些还不够 不知道怎么建立颜色表 网上找了一下似乎都没有找到相关资料 估计也就只有一些图像处理的书籍里面才有了 * 所以 代码并不是全部都是我写的 是网上下载的一个
239.75KB14积分
仿微信6.0 底部菜单动态渐变
仿微信6.0 底部菜单动态渐变
1.55MB27积分